会员中心     

ESDSuppressionTechnologiesec622aec622aPDF

特思dat***
V 实名认证
内容提供者
热门搜索
ESD
欧亿·体育(中国)有限公司大小:135KB(压缩后)
文档格式:PDF(2页)
欧亿·体育(中国)有限公司语言:中文版/英文版/日文版
解压密码:m448
更新时间:2025/1/26(发布于广东)

类型:积分欧亿·体育(中国)有限公司
积分:8分 (VIP无积分限制)
推荐:升级会员

   点此下载 ==>> 点击下载文档


“ESDSuppressionTechnologiesec622aec622aPDF”第1页图片 图片预览结束,如需查阅完整内容,请下载文档!
文本描述
TECH BRIEF ESD Suppression Technologies ESD Suppression Basics with respect to product reliability. The “supplemental protection” includes the use of ESD suppressors. These technologies protect the circuit by “clamping” the transient voltage to a safe level, above the circuit operating voltage (3.3, 6, 12VDC, etc.).The energy that would have gone into the circuit (and caused damage) is dissipated by the ESD suppres- sor and the source of the ESD. Integrated circuits (IC’s) and application specific integrated circuits (ASIC’s) are manufactured with various levels of ESD protection incorporated into the silicon die itself.This protection circuitry is designed onto the chip to maximize yields in the chip foundry and in the board manufacturing facility. Examples of these chips (which are the “brains” of today’s electronic products) include microprocessors, USB transceiver chips, IEEE 1394 controllers, and video graphics chips.The are used in a host of devices such as computers (and peripher- als), cell phones, PDA’s, flat panel LCD displays, and network hardware. Figures 1 and 2 illustrate how the ESD suppressors “re-routes” the ESD transient so that the chip is not damaged. Circuit Board Data Lines IC Energy that the circuitry would have experienced ESD Current Clamped Wavefor m V line Time (s) Figure 1. Electronic Device - ESD transient is conducted directly into the chip via an unprotected data line Figure 3. ESD waveform The trade-off for the chip designer is ESD protection versus die space. As more ESD protection structures are incorporated into the chip, its surv

版权所有: 欧亿·体育(中国)有限公司©2025 客服电话: 0411-88895936 18842816135

欧亿·体育(中国)有限公司